On the Compact Designs of Low Power Reversible Decoders and Sequential Circuits

Conventional logic dissipates more power by losing bits of information whereas reversibility recovers bit loss from the unique input-output mapping. Reversible Computation has high promise of low power consumption. In this paper, we have proposed a new 4x4 reversible gate (namely BJ gate) which is used to design reversible J-K flip-flop. We have also proposed the design of low power reversible decoders, reversible sequence counter and reversible instruction register. These circuits are analyzed with the existing ones. The comparative results show that the proposed designs of reversible decoders and sequential circuits outperform the existing designs in terms of numbers of gates, garbage outputs and quantum cost. Some lower bounds on the number of gates and garbage outputs of the proposed decoder circuits have also been proposed.